

Lecture 3: Model-checker NuSMV

B. Srivathsan

Chennai Mathematical Institute

NPTEL-course

July - November 2015

Model-checker

- ▶ Specify the model of the **system**
- ▶ Specify the **requirements**

Model-checker will automatically check if **system satisfies requirements**

Specifying the system

View the computation as a **sequence of states**

Specifying the system

View the computation as a **sequence of states**

A state is a **valuation of the variables**

Specifying the system

View the computation as a **sequence of states**

A state is a **valuation of the variables**

- ▶ Declare the **variables**

Specifying the system

View the computation as a **sequence of states**

A state is a **valuation of the variables**

- ▶ Declare the **variables**
- ▶ Define the **initial values** of the variables

Specifying the system

View the computation as a **sequence of states**

A state is a **valuation of the variables**

- ▶ Declare the **variables**
- ▶ Define the **initial values** of the variables
- ▶ Define the **next-state relation**

Specifying the system

View the computation as a **sequence of states**

A state is a **valuation of the variables**

- ▶ Declare the **variables**
- ▶ Define the **initial values** of the variables
- ▶ Define the **next-state relation**



In this course: model-checker **NuSMV**

NuSMV



New Symbolic Model Verifier

<http://nusmv.fbk.eu/>


$$y = \text{NOT}(\text{XOR}(x, r))$$
$$r_{next} = \text{XOR}(x, r)$$




$$y = \text{NOT}(\text{XOR}(x, r))$$
$$r_{next} = \text{XOR}(x, r)$$



$$y = \text{NOT}(\text{XOR}(x, r))$$
$$r_{next} = \text{XOR}(x, r)$$




```
MODULE main
VAR
  x: boolean;
  r: boolean;
```




$$y = \text{NOT}(\text{XOR}(x, r))$$

$$r_{next} = \text{XOR}(x, r)$$




```
MODULE main
VAR
  x: boolean;
  r: boolean;
```

```
ASSIGN
  init(r) := FALSE;
```




$$y = \text{NOT}(\text{XOR}(x, r))$$

$$r_{next} = \text{XOR}(x, r)$$





```
MODULE main
VAR
  x: boolean;
  r: boolean;
```

```
ASSIGN
  init(r) := FALSE;
  next(r) := x xor r;
```



$$y = \text{NOT}(\text{XOR}(x, r))$$

$$r_{next} = \text{XOR}(x, r)$$





```

MODULE main
VAR
  x: boolean;
  r: boolean;
DEFINE
  y := !(x xor r);
ASSIGN
  init(r) := FALSE;
  next(r) := x xor r;

```


$$y = \text{NOT}(\text{XOR}(x, r))$$

$$r_{next} = \text{XOR}(x, r)$$



```
MODULE main
VAR
  x: boolean;
  r: boolean;
DEFINE
  y := !(x xor r);
ASSIGN
  init(r) := FALSE;
  next(r) := x xor r;
```


NuSMV demo: circuit-demo1.smv




MODULE main

VAR

ASSIGN




```
MODULE main  
VAR  
    location: {l1,l2};  
    x: 0 .. 100;  
ASSIGN
```



```
MODULE main  
VAR  
    location: {l1,l2};  
    x: 0 .. 100;  
ASSIGN
```

```
    init(location) := l1;  
    init(x) := 0;
```



```

MODULE main
VAR
    location: {l1,l2};
    x: 0 .. 100;
ASSIGN
    init(location) := l1;
    init(x) := 0;
    next(location) := case
        x := x+1
        x < 10
    esac;

```

```

graph TD
    start(( )) --> l1((l1))
    l1 -- "x := x+1" --> l1
    l1 -- "x < 10" --> l2((l2))

```

```

MODULE main
VAR
    location: {l1,l2};
    x: 0 .. 100;
ASSIGN
    init(location) := l1;
    init(x) := 0;
    next(location) := case
        (location = l1) & (x<10): l2;
esac;

```

```

graph TD
    start(( )) --> l1((l1))
    l1 -- "x := x+1" --> l1
    l1 -- "x < 10" --> l2((l2))

```

```

MODULE main

VAR
    location: {l1,l2};
    x: 0 .. 100;

ASSIGN
    init(location) := l1;
    init(x) := 0;
    next(location) := case
        (location = l1) & (x<10): l2;
        (location = l2) : l1;
    esac;

```

```

graph TD
    start(( )) --> l1((l1))
    l1 -- "x := x+1" --> l1
    l1 -- "x < 10" --> l2((l2))
    l2 -- "x := x+1" --> l2

```

```

MODULE main
VAR
    location: {l1,l2};
    x: 0 .. 100;
ASSIGN
    init(location) := l1;
    init(x) := 0;
    next(location) := case
        (location = l1) & (x<10): l2;
        (location = l2) : l1;
    TRUE: location;
esac;

```

```

graph TD
    start(( )) --> l1((l1))
    l1 -- "x := x+1" --> l1
    l1 -- "x < 10" --> l2((l2))

```

```

MODULE main

VAR
    location: {l1,l2};
    x: 0 .. 100;

ASSIGN
    init(location) := l1;
    init(x) := 0;
    next(location) := case
        (location = l1) & (x<10): l2;
        (location = l2) : l1;
    TRUE: location;
    esac;

    next(x) := case
    esac;

```

```

graph TD
    start(( )) --> l1((l1))
    l1 -- "x := x+1" --> l1
    l1 -- "x < 10" --> l2((l2))
    l2 -- "x := x+1" --> l2

```

```

MODULE main

VAR
    location: {l1,l2};
    x: 0 .. 100;

ASSIGN
    init(location) := l1;
    init(x) := 0;
    next(location) := case
        (location = l1) & (x<10): l2;
        (location = l2) : l1;
    TRUE: location;
    esac;

    next(x) := case
        (location = l2) & x < 100: x+1;
    esac;

```

```

graph TD
    start(( )) --> l1((l1))
    l1 -- "x := x+1" --> l1
    l1 -- "x < 10" --> l2((l2))
    l2 -- "x := x+1" --> l2

```

```

MODULE main

VAR
    location: {l1,l2};
    x: 0 .. 100;

ASSIGN
    init(location) := l1;
    init(x) := 0;
    next(location) := case
        (location = l1) & (x<10): l2;
        (location = l2) : l1;
    TRUE: location;
    esac;

    next(x) := case
        (location = l2) & x < 100: x+1;
        TRUE: x;
    esac;

```

```

graph TD
    start(( )) --> l1((l1))
    l1 -- "x := x+1" --> l1
    l1 -- "x < 10" --> l2((l2))
    l2 -- "x := x+1" --> l2

```

```

MODULE main

VAR
    location: {l1,l2};
    x: 0 .. 100;

ASSIGN
    init(location) := l1;
    init(x) := 0;
    next(location) := case
        (location = l1) & (x<10): l2;
        (location = l2) : l1;
    TRUE: location;
    esac;

    next(x) := case
        (location = l2) & x < 100: x+1;
        TRUE: x;
    esac;

```

```

graph TD
    start(( )) --> l1((l1))
    l1 -- "x := x+1" --> l1
    l1 -- "x < 10" --> l2((l2))
    l2 -- "x := x+1" --> l2

```

```
MODULE main  
VAR  
    request: boolean;  
    status: {ready, busy}
```

request=1
ready

request=1
busy

```
MODULE main
VAR
    request: boolean;
    status: {ready, busy}
```

request=0
ready

request=0
busy

→ **request=1**
 ready

request=1
 busy

→ **request=0**
 ready

request=0
 busy

```
MODULE main
VAR
    request: boolean;
    status: {ready, busy}
ASSIGN
    init(status) := ready;
```


→ **request=1**
 ready

→ **request=1**
 busy

→ **request=0**
 ready


→ **request=0**
 busy

```
MODULE main
VAR
    request: boolean;
    status: {ready, busy}
ASSIGN
    init(status) := ready;
    next(status) := case
        request : busy;
        TRUE : {ready, busy};
    esac;
```



```

MODULE main
VAR
  request: boolean;
  status: {ready, busy}
ASSIGN
  init(status) := ready;
  next(status) := case
    request : busy;
    TRUE : {ready, busy};
  esac;
  
```




```


MODULE main
VAR
  request: boolean;
  status: {ready, busy}
ASSIGN
  init(status) := ready;
  next(status) := case
    request : busy;
    TRUE : {ready, busy};
  esac;
  
```

Coming next: checking requirements in NuSMV

Executions



Executions





Transition system **satisfies a requirement**

means


all its executions satisfy the requirement

Requirement type 1: G

Requirement type 1: G





Requirement type 1: G





TS of above PG with initial value $x=0$


satisfies $G(x \geq 0)$
















TS does not satisfy

G ($\text{request}=0$)




Execution **satisfies** $G(\text{expr})$ if
 expr evaluates to **T** in all its states



Execution **satisfies** $G(\text{expr})$ if

expr evaluates to T in all its states




Transition system **satisfies** $G(\text{expr})$ if

all its executions satisfy $G(\text{expr})$


Checking the **G** requirement: **NuSMV demo**

Requirement type 2: F

Requirement type 2: F





Requirement type 2: F





TS of above PG with initial value $x=0$


satisfies $F(x \geq 5)$
















Execution **satisfies** $F(expr)$ if
 $expr$ evaluates to T in **one of its states**



Execution **satisfies** $F(\text{expr})$ if
 expr evaluates to T in **one of its states**





Transition system **satisfies** $F(\text{expr})$ if
all its executions satisfy $F(\text{expr})$



Checking the F requirement: **NuSMV demo**

Coming next: Combining G and F


G ($\text{request}=1 \Rightarrow F$ status=busy)



$G \text{ (request}=1 \Rightarrow F \text{ status}=busy)$



G ($\text{request}=1 \Rightarrow F$ status=busy)



request=0
ready

request=0
busy

request=0
ready

request=1
busy

request=1
busy



request=1
ready

request=1
busy

request=0
ready

request=1
busy

request=0
ready

request=0
ready

request=0
ready

request=0
ready

request=0
ready



request=0
ready

:


:

:

G ($\text{request}=1 \Rightarrow F$ status=busy)




$G(\text{request}=1 \Rightarrow F \text{ status}=\text{busy})$



TS satisfies

$G(\text{request} \Rightarrow F(\text{status}=\text{busy}))$



Summary

Using NuSMV

Format for writing models

G and F requirements

Summary

Using NuSMV

Format for writing models

G and F requirements

Coming next: More circuits





```
MODULE main
VAR
    in1: boolean;
    in2: boolean;
DEFINE
    -- ZERO DELAY
    out := !(in1 & in2);
```



0
0
1

0
1
1


1
0
1

1
1
0

```
MODULE main
VAR
    in1: boolean;
    in2: boolean;
DEFINE
    -- ZERO DELAY
    out := !(in1 & in2);
```



```
MODULE main
VAR
    in1: boolean;
    in2: boolean;
DEFINE
    -- ZERO DELAY
    out := !(in1 & in2);
```




```

MODULE main
VAR
  in1: boolean;
  in2: boolean;
DEFINE
  -- ZERO DELAY
  out := !(in1 & in2);

```




```
MODULE main
VAR
    in1: boolean;
    in2: boolean;
    out: boolean;
ASSIGN
    -- UNIT DELAY
    init(out) := TRUE;
    next(out) := !(in1 & in2);
```




```
MODULE main
VAR
    in1: boolean;
    in2: boolean;
    out: boolean;
```

```
ASSIGN
-- UNIT DELAY
init(out) := TRUE;
next(out) := !(in1 & in2);
```



```
MODULE main
VAR
    in1: boolean;
    in2: boolean;
    out: boolean;
```

```
ASSIGN
-- UNIT DELAY
init(out) := TRUE;
next(out) := !(in1 & in2);
```



MODULE main

VAR

in1: boolean;

in2: boolean;


out: boolean;

ASSIGN

-- UNIT DELAY


init(out) := TRUE;

next(out) := !(in1 & in2);



```
MODULE main
VAR
    in1: boolean;
    in2: boolean;
    out: boolean;
```

```
ASSIGN
-- UNIT DELAY
init(out) := TRUE;
next(out) := !(in1 & in2);
```



MODULE main

VAR

in1: boolean;

in2: boolean;


out: boolean;

ASSIGN

-- UNIT DELAY

init(out) := TRUE;

next(out) := !(in1 & in2);



MODULE main

VAR

```
input1: boolean;
input2: boolean;
q: nand2(input1, input2);
```

MODULE nand2(in1, in2)

VAR


```
out: boolean;
```

ASSIGN

```
-- UNIT DELAY
```

```
init(out) := TRUE;
```

```
next(out) := !(in1 & in2);
```



```

MODULE main
VAR
    x1: boolean; x2:boolean;
    y1: boolean; y2:boolean;
    q1: nand2(x1, x2);
    q2: nand2(y1, y2);

DEFINE
    -- ZERO DELAY
    fout := q1.out xor q2.out;


```

```

MODULE nand2(in1, in2)
VAR
    out: boolean;

ASSIGN
    -- UNIT DELAY
    init(out) := TRUE;
    next(out) := !(in1 & in2);

```



```

MODULE main
VAR
    x: boolean;
    y: boolean;
    q1: nand2(x, q2.out);
    q2: nand2(q1.out, y);

DEFINE
    -- ZERO DELAY
    fout := q1.out xor q2.out;

```

```

MODULE nand2(in1, in2)
VAR
    out: boolean

ASSIGN
    -- UNIT DELAY
    init(out) := TRUE;
    next(out) := !(in1 & in2);

```

Coming next: Three-bit adder

```
MODULE counter_cell(carry_in)

VAR

    value:boolean;

ASSIGN

    init(value):=FALSE;

    next(value):= value xor carry_in;

DEFINE

    carry_out := carry_in & value;
```


```
MODULE main

VAR

    bit0:counter_cell(TRUE);


    bit1:counter_cell(bit0.carry_out);

    bit2:counter_cell(bit1.carry_out);
```



```
MODULE counter_cell(carry_in)
VAR
    value:boolean;
ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;
DEFINE
    carry_out := carry_in & value;

MODULE main
VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);
```



1

```

MODULE counter_cell(carry_in)

VAR
    value:boolean;


ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;

DEFINE
    carry_out := carry_in & value;

MODULE main

VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```



```

MODULE counter_cell(carry_in)

VAR
    value:boolean;


ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;

DEFINE
    carry_out := carry_in & value;

MODULE main


VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```



```
MODULE counter_cell(carry_in)
VAR
    value:boolean;
ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;
DEFINE
    carry_out := carry_in & value;

MODULE main
VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);
```




```

MODULE counter_cell(carry_in)
VAR
    value:boolean;
ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;
DEFINE
    carry_out := carry_in & value;

MODULE main
VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```




```

MODULE counter_cell(carry_in)
VAR
    value:boolean;
ASSIGN
    init(value) := FALSE;
    next(value) := value xor carry_in;
DEFINE
    carry_out := carry_in & value;
```



```

MODULE main
VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);
```



```
MODULE counter_cell(carry_in)
VAR
    value:boolean;
ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;
DEFINE
    carry_out := carry_in & value;

MODULE main
VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);
```

bit2	bit1	bit0	
0	0	1	carry_in
0	0	0	value
			carry_out
0	1	1	
0	0	1	

```

MODULE counter_cell(carry_in)

VAR
    value:boolean;

ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;

DEFINE
    carry_out := carry_in & value;

MODULE main

VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```

bit2	bit1	bit0		
0	0	1	carry_in	
0	0	0	value	
			carry_out	
0	1	1		
0	0	1		
			0	

```

MODULE counter_cell(carry_in)

VAR
    value:boolean;

ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;

DEFINE
    carry_out := carry_in & value;

MODULE main

VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```

bit2	bit1	bit0	
0	0	1	— carry_in
0	0	0	— value
0	1	1	— carry_out
0	0	1	
0	0	0	
		1	
		0	

```

MODULE counter_cell(carry_in)

VAR
    value:boolean;

ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;

DEFINE
    carry_out := carry_in & value;

MODULE main

VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```

bit2	bit1	bit0		
0	0	1	— carry_in	
0	0	0	— value	
0	1	1	— carry_out	
0	0	0	1	
0	0	1		
0	0	0		
		1		
		0		
		0		

```

MODULE counter_cell(carry_in)
VAR
    value:boolean;
ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;
DEFINE
    carry_out := carry_in & value;

MODULE main
VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```

bit2	bit1	bit0		
0	0	1		<i>carry_in</i>
0	0	0		<i>value</i>
0	1	1		<i>carry_out</i>
0	0	1		
0	0	0	1	
			1	
		1	0	0


```

MODULE counter_cell(carry_in)
VAR
    value:boolean;
ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;
DEFINE
    carry_out := carry_in & value;
```



```

MODULE main
VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);
```



```

MODULE counter_cell(carry_in)

VAR
    value:boolean;

ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;

DEFINE
    carry_out := carry_in & value;

MODULE main

VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```

bit2	bit1	bit0		
			carry_in	
0	0	1	carry_in	
0	0	0	value	
			carry_out	
0	1	1		
0	0	0		
0	0	1		
0	1	0		
0	0	0		

```

MODULE counter_cell(carry_in)
VAR
    value:boolean;
ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;
DEFINE
    carry_out := carry_in & value;

MODULE main
VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```

bit2	bit1	bit0	
0	0	1	carry_in
0	0	0	value
0	1	1	carry_out
0	0	1	
0	0	0	
0	0	0	
0	1	0	
0	0	0	

```

MODULE counter_cell(carry_in)

VAR

    value:boolean;

ASSIGN

    init(value):=FALSE;

    next(value):= value xor carry_in;

DEFINE

    carry_out := carry_in & value;

MODULE main

VAR

    bit0:counter_cell(TRUE);

    bit1:counter_cell(bit0.carry_out);

    bit2:counter_cell(bit1.carry_out);

```

bit2	bit1	bit0			
0	0	1	carry_in		
0	0	0	0	0	value
0	0	1		1	carry_out
0	0	0	0	1	1
0	0	0	0	1	1
0	0	0	1	0	0
1	0	1	1	1	1
0	0	1	1	1	1

```

MODULE counter_cell(carry_in)

VAR
    value:boolean;

ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;

DEFINE
    carry_out := carry_in & value;

MODULE main

VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```

bit2	bit1	bit0	
0	0	1	carry_in
0	0	0	value
0	1	1	carry_out
0	0	1	
0	0	0	1
0	0	1	
0	1	0	0
1	1	1	
0	0	1	1
0	1	1	
0	0	0	1
0	1	0	
0	0	0	1
0	1	1	
1	1	1	
1	1	1	

```

MODULE counter_cell(carry_in)

VAR
    value:boolean;


ASSIGN
    init(value):=FALSE;
    next(value):= value xor carry_in;

DEFINE
    carry_out := carry_in & value;

MODULE main

VAR
    bit0:counter_cell(TRUE);
    bit1:counter_cell(bit0.carry_out);
    bit2:counter_cell(bit1.carry_out);

```



bit2	bit1	bit0	
0	0	1	— carry_in
0	0	0	— value
0	1	1	— carry_out

0	0	0	0	1	1
---	---	---	---	---	---

bit2	bit1	bit0	
0	0	1	carry_in
0	0	0	value
			carry_out


0	1	1
0	0	1
0	0	1
0	0	1
0	1	0

bit2	bit1	bit0	
0	0	1	carry_in
0	0	0	value
			carry_out

0	1	1	
0	0	1	
0	0	0	
0	0	1	
0	0	0	
1	1	1	
0	0	1	
0	0	1	

bit2	bit1	bit0	
0	0	1	carry_in
0	0	0	value
			carry_out
0	1	1	
0	0	0	
0	0	1	
0	0	0	
1	1	1	
0	0	1	
0	1	0	
0	1	1	

bit2	bit1	bit0	
0	0	1	carry_in
0	0	0	value
			carry_out
0	1	1	
0	0	0	
0	0	1	
0	1	0	
1	0	0	
0	1	1	
0	0	0	
0	1	0	
0	0	1	
0	1	1	
0	0	0	
0	1	0	
0	0	1	
0	1	1	



0	1	1	1	1	1
0	0	1	1	1	1
0	1	0	0	0	0
0	0	1	1	1	1
0	0	0	0	0	0
0	1	0	0	0	0
0	0	1	1	1	1
0	1	0	0	1	1
0	0	0	1	0	0
0	1	0	1	0	0

bit2	bit1	bit0	
0	0	1	carry_in
0	0	0	value
			carry_out
0	1	1	1
0	0	0	1
0	0	1	1
0	1	0	0
1	0	1	1
0	0	1	1
0	1	1	1
0	0	0	1
0	1	0	0
0	0	1	1
0	1	0	1
0	0	0	1
0	1	0	0
1	0	1	1
1	1	1	1

bit2	bit1	bit0	
0	0	1	carry_in
0	0	0	value
			carry_out
0	1	1	
0	0	0	
0	0	1	
0	1	0	
1	1	1	
0	0	1	
0	1	1	
0	0	0	
0	1	0	
1	1	1	
1	1	1	

Synchronous composition

All assignments to all MODULES occur simultaneously

(more about this later)

Summary

Hierarchical designs

Use of MODULE

Synchronous composition

Take-away

- ▶ Computation as a **sequence of states**
- ▶ Specify **initial values** for variables
- ▶ Specify **next-state relation**: how the variables change given the current valuation
- ▶ **NuSMV models** of simple systems
- ▶ Requirements **G** and **F**